

Application No.: 10/058,683

Docket No.: JCLA8057

AMENDMENTS**In The Claims**

1. (original) A method of generating test patterns, comprising the steps of:

providing a test pattern suitable for testing a test circuit;

listing out and analyzing the test pattern;

converting the test pattern into a digital circuit description language program and simulating the digital circuit description language program to produce a simulated test pattern, applying the simulated test pattern on the test circuit to obtain simulated test results;

writing the digital circuit description language program into a memory unit;

testing the test circuit using the program inside the memory unit to produce actual test results; and

comparing the simulated test results with the actual test results:

if the simulated results and the actual results match each other, the test circuit is repeatedly tested using the program inside the memory unit until no delay is found between loop backs; and

if there is a mismatch between the simulated results and the actual results, the digital circuit description language program is adjusted and written back to the memory unit anew.

Application No.: 10/058,683

Docket No.: JCLA8057

2. (original) The test pattern generation method of claim 1, wherein the digital circuit description language includes a VHDL language.

3. (original) The test pattern generation method of claim 1, wherein the memory unit includes a field programmable gate array.

4. (original) The test pattern generation method of claim 2, wherein the digital circuit description language program further includes test pattern data program codes and test pattern length program codes.

5. (currently amended) The test pattern generation method of claim 4, wherein the step of using the digital circuit description language program inside the memory unit to test the test circuit includes the following sub-steps:

resetting a counter;

initializing a counting procedure according to a test pattern cycle and testing the test circuit with test data signals and test length signals generated by the test pattern data program code and the test pattern length program code according to the count;

the test circuit producing the actual test results [[signals]] at the end of the testing operation; and

comparing the actual test results [[signals]] with the simulated test results~~[[normal test result signals]]~~:

if the actual test results~~[[test signals]]~~ and the simulated test results~~[[normal signals]]~~ match each other, a normal indicator signal is issued; and

Application No.: 10/058,683

Docket No.: JCLA8057

if there is a mismatch between the actual test results[[test signals]] and the simulated test results[[normal signals]], an error indicator signal is issued.

6. (currently amended) A test pattern generator for testing a test circuit, comprising:

a first read-only-memory unit, wherein the first read-only-memory unit [[holds]] stores test pattern data program codes and [[outputs]] the test pattern data program codes are to be read out for producing test data signals;

a second read-only-memory unit, wherein the second read-only-memory unit [[holds]] stores test pattern length codes and [[outputs]] the test pattern length codes are to be read out for producing test length signals;

a counter electrically coupled to the first read-only-memory unit and the second read-only-memory unit, wherein the counter counts a count according to a test pattern cycle;

a test circuit connector electrically coupled to the first read-only-memory unit and the second read-only-memory unit, wherein the test circuit connector outputs test result signals;

a comparator, wherein the comparator holds a normal test result [[~~waveform~~]], couples electrically with the test circuit, the first read-only-memory unit and the second read-only-memory unit and outputs an indicator signal for indicating a match or a mismatch between the test result signals and the normal test result; and

a control device electrically coupled to the first read-only-memory unit, the second read-only-memory unit, the counter and the comparator, wherein the control device

Application No.: 10/058,683

Docket No.: JCLA8057

receives a control signal and outputs the indicator signal resulting from the comparator.

7. (original) The test pattern generator of claim 6, wherein the counter includes a decrement counter.

8. (original) The test pattern generator of claim 6, wherein the counter includes a system containing a decrement counter and an increment counter.

9. (original) The test pattern generator of claim 6, wherein the comparator further includes a built-in third read-only-memory unit for holding normal test result signals.

10. (original) The pattern generator of claim 6, wherein the first read-only-memory unit, the second read-only-memory unit, the counter, the comparator and the control device may be implemented using a single field programmable gate array.

11. (currently amended) A test pattern generator for generating a test pattern to test a test circuit, comprising:

a switching device for selecting and then outputting a control signal;

a field programmable gate array for receiving the control signal and test result signals and outputting test data signals, test length signals and an indicator signal;

a test circuit connector for receiving the test data signals and the test length signals and outputting the test result signals;

an output buffer for receiving the indicator signal and outputting an output signal;

Application No.: 10/058,683

Docket No.: JCLA8057

a display device for receiving the output signal; and
an interface device electrically coupled with the switching device, the field programmable gate array, the test circuit connector, the output buffer and the display device.

12. (original) The test pattern generator of claim 11, wherein the switching device includes a 3-bit finger switch.

13. (currently amended) The test pattern generator of claim 11, wherein the field programmable gate array may further include the following sub-components:

a first read-only-memory unit, wherein the first read-only-memory unit holds test pattern data program codes and ~~[[outputs]]~~ the test pattern data program codes are to be read out for producing test data signals;

a second read-only-memory unit, wherein the second read-only-memory unit holds test pattern length codes and ~~[[outputs]]~~ the test pattern length codes are to be read out for producing test length signals;

a counter electrically coupled to the first read-only-memory unit and the second read-only-memory unit, wherein the counter counts a count according to a test pattern cycle;

a comparator, wherein the comparator holds a normal test result ~~[[waveform]]~~, couples electrically with the test circuit, the first read-only-memory unit and the second read-only-memory unit and outputs the indicator signal for indicating a match or a mismatch between the test result signals and the normal test result; and

a control device electrically coupled to the first read-only-memory unit,

Application No.: 10/058,683

Docket No.: JCLA8057

the second read-only-memory unit, the counter and the comparator, wherein the control device receives a control signal and outputs the indicator signal resulting from the comparator.

Claims 14-18 (canceled)

19. (new) The test pattern generator of claim 11, wherein the output buffer includes a plurality of 74LS244 integrated circuits.

20. (new) The test pattern generator of claim 11, wherein the display device includes a light-emitting diode display panel.

21. (new) The test pattern generator of claim 11, wherein the interface device includes an interface board having 128 leads altogether.

22. (new) The test pattern generator of claim 13, wherein the counter includes a decrement counter.

23. (new) The test pattern generator of claim 13, wherein the counter includes a system containing a decrement counter and an increment counter.

24. (new) The test pattern generator of claim 13, wherein the comparator further includes a built-in third read-only-memory unit for holding the normal test result.

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.